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ABSTRACT
FPGA Bootstrapping Using Partial Reconfiguration
Patrick S. Ostler
Department of Electrical and Computer Engineering, BYU
Master of Science
Partial reconfiguration (PR) is the process of configuring a subset of resources on a Field
Programmable Gate Array (FPGA) while the remainder of the device continues to operate. PR
extends the usability of FPGAs and makes it possible to perform design bootstrapping. Just like
bootstrapping in PCs, bootstrapping in FPGAs consists of using a small application to initialize
basic services and load a larger, more complex application to the device. Bootstrapping allows for
unique design applications that can be used to maintain communication services, increase design
security, reduce initial configuration time, and reduce nonvolatile configuration memory storage.
This thesis presents a generic bootstrap framework that can be used to construct a variety of bootstrap designs. This thesis also discusses necessary PR design rules and techniques for
bootstrap design creation. Additionally, this thesis presents two applications that demonstrate the
feasibility of bootstrapping. One application is a bootstrap loader featuring a PCI Express endpoint; this loader is capable of reconfiguring a subset of the hardware on an as-need basis. The
other application is a prototype designed to demonstrate the bootstrapping for nonvolatile configuration memory reduction in space-bound payloads. While bootstrap design is more complex than
standard FPGA designs, bootstrapping increases the flexibility and capability of FPGAs.
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CHAPTER 1.

INTRODUCTION

Since their invention over 25 years ago, SRAM-based Field Programmable Gate Arrays
have made their way into numerous digital eletronic products. Today, FPGAs can be found in a
variety of consumer, industrial, automotive, research, aerospace, and defense systems and are used
in any number of applications, including telecommunications, networking, digital signal processing, ASIC prototyping, robot vision, and cryptography [2–7]. With an ever-increasing demand for
digital electronics in today’s marketplace, this trend is likely to continue.
One of the topics that is gaining interest in the FPGA community is dynamic1 partial reconfiguration (PR). PR is the configuration of a subset of resources on an SRAM-based FPGA while
the remainder of the device resources stay unchanged. PR makes it possible to add to or modify the
functionality of an application residing on an FPGA. This growing interest in PR is evident from
the two largest FPGA suppliers, Xilinx and Altera, adding significant design support for partial
reconfiguration in recent months [9, 10].
PR capability has been available on a number of FPGAs over the years [8, 11–13]. This
capability, however, can only be utilized when the FPGA design tools are capable of creating PR
designs. Until recently, limited tool support made it difficult to design and reconfigure all but the
most simple logic modules. With recent advances in tool flow support, partial reconfiguration can
now be used with almost any logic design.
Partial reconfiguration provides a number of benefits that do not exist for globally configured designs. One of these benefits includes the ability to time-multiplex regions of the FPGA
for use with different circuit modules. Ullman and Bomel have each demonstrated how timemultiplexing can be used in conjuntion with a softcore processor to swap peripherals as needed by
the system [14, 15]. Nezami used time-multiplexing to swap transmission and reception circuits
1 Partial

reconfiguration is divided into two types: static and dynamic [8]. For static PR, the FPGA is placed into an
inactive state before and during the reconfiguration process and is activated once PR is complete. With dynamic PR,
the device remains active during reconfiguration. Dynamic PR is more commonly used than static PR, and general use
of the term “partial reconfiguration” is typically applied to dynamic PR methods.

1

of a software defined radio residing on an FPGA [16]. Another benefit of PR is the ability to add
to and modify the functionality of a design. Yin showed how partial reconfiguration can be used
to dynamically alter routing on an FPGA-based network packet router without compromising the
operation of other network connections [17]. Koch and Huang have shown how PR can be used
to dynamically modify resources to adapt to changes in computational complexity within their
respective applications [18, 19].
One often overlooked use of PR is FPGA bootstrapping. Bootstrapping for an FPGA consists of using a relatively small circuit to load larger, more complex designs onto the hardware [20].
PR is key to bootstrapping, since the bootstrap design utilizes PR functionality to load and swap
designs. Bootstrapping allows for unique benefits that are otherwise unavailable with globally configured designs. These benefits include the ability to provide consistent communication services
during reconfiguration, reduce nonvolatile memory for configuration storage, reduce the initial
configuration time on device power-up, and increase design security. These applications will be
discussed in further detail in Chapter 2.

1.1

Thesis Contributions
The purpose of this thesis is to introduce a generic bootstrap design framework and demon-

strate the benefits of bootstrapping for FPGAs. This is the first work that focuses on FPGA bootstrapping and its associated design concepts. Other PR-based projects have alluded to FPGA
bootstrap techniques [20] and, in some cases, have used bootstrap methods for a specific FPGA
PR application [21]. However, none of these projects has discussed general FPGA bootstrapping
at length. This thesis will discuss bootstrapping in detail and highlight useful applications for
bootstrap configuration.
This thesis will also present solutions to a number of problems associated with bootstrap
design. Bootstrap design hinges on partial reconfiguration support in the development tools and
the target FPGA, as bootstrapping is an application of PR. PR design creation is different from
standard FPGA designs, and configuration of a PR module is different than configuring a full
design. Unfortunately, currently available documentation fails to fully address these differences,
which can lead to the creation nonfunctional PR designs. This document describes the pitfalls
associated with PR and bootstrapping and the techniques used to overcome these issues.
2

In addition to discussing the details of bootstrapping, this thesis presents two applications
that successfully apply the design methods in this document to implement bootstrapping. The first
application is a PCI Express platform that is used to configure and swap reconfigurable computing
kernels onto an FPGA. Once configured, these kernels can be used to perform computation under
the direction of a host PC. In this application, bootstrapping is used to maintain the PCIe link
between the endpoint on the FPGA and the controller on the host PC. This allows the kernels to be
swapped at will on the FPGA without requiring a reboot to reinitialize a PCIe link that is typically
lost with global configuration procedures. This application also features a completely generic
interface that abstracts the complexity of the PCIe core to simplify the design and implementation
of new reconfigurable designs.
The second application uses bootstrapping to reduce nonvolatile memory needed to implement FPGAs in aerospace applications. In this application, bootstrapping is combined with
configuration memory self-scrubbing and bitstream compression to create a reliable, lightweight
initial configuration that is stored adjacent to the FPGA and programmed on power-up. Once configured, the bootstrap module can establish a communication link with a remote interface to allow
for the remaining design modules to be programmed to the device through PR.
This thesis is intended to be a resource for bootstrap design on FPGAs. Creating PR and
bootstrap designs is a nontrivial venture. This thesis will allow readers to understand the key
concepts for bootstrap design creation and provide detailed design examples that can be used to
create new, original bootstrap applications.

1.2

Thesis Organization
Bootstrapping is the central theme in this thesis, and Chapter 2 will discuss FPGA bootstrap

design creation and its applications. Bootstrapping is not possible without partial reconfiguration
design support, and Chapter 3 will provide an overview of PR and the basic concepts involved
in design PR creation. The two chapters following will discuss the specifics of bootstrapping
through the use of the two previously described design examples: Chapter 4 will describe the
PCIe-bootstrap core, and Chapter 5 will describe the aerospace-bootstrap prototype created to
reduce nonvolatile memory use.

3

4

CHAPTER 2.

BOOTSTRAP LOADING FOR FPGAS

Bootstrap loading (or more commonly, booting) is the method used in personal computers,
workstations, and servers for loading an operating system into main memory when the system
is powered on. In a computer system, a processor is only capable of executing instructions that
have been stored in main memory, and when the computer is first powered on, the contents of
main memory are blank. The operating system and other software programs used on the system
are typically stored on local nonvolatile memory devices, which the processor is unable to access
immediately after power-up. A small program, called a boot loader, is responsible for initializing
basic services, accessing the operating system from a nonvolatile memory device, loading the boot
manager of the OS in system memory, and yielding control of the system to the OS boot manager
upon completion. This boot loader is stored on a local read only memory (ROM) and is used only
on power-up and reboot. In short, the idea of bootstrap loading is to use a very small software
program stored in nonvolatile memory to load a much more complex software system.
This concept of bootstrap loading is also useful when applied to FPGAs. For an FPGA, the
bootstrap loader represents a very small logic design, whose main purpose is to aid in configuring
larger, more complex designs to the device. The bootstrap design is configured immediately upon
device power-up, with the remaining design portions configured later with the bootstrap loader
using dynamic partial reconfiguration (PR). Bootstrap loading for FPGAs hinges on the ability to
perform PR, and recent tool-flow support for PR has made it possible to create bootstrap designs
for general use. A full overview of PR is given in Chapter 3.
FPGA bootstrapping is the central theme of this thesis. This chapter serves to introduce
the basic concepts of generic bootstrap design. This chapter begins with a discussion on applications unique to bootstrap configuration. A brief discussion on the differences between active and
passive bootstrapping follows. To conclude, this chapter discusses a generic bootstrap loader and
highlights the individual components contained therein.
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2.1

Bootstrap Applications
Bootstrap configurations allow for unique applications that cannot be accomplished through

globally configured FPGA designs. Some of the uses for FPGA bootstrapping include: providing
uninterrupted communication interfaces, increasing design security, reducing nonvolatile memory
for configuration storage, and reducing the configuration time on device power-up. This section
will describe each of these applications in detail.

2.1.1

Providing Uninterrupted Communication Services
One of the great benefits of bootstrap use is the ability to provide uninterrupted communi-

cation services while maintaining device reconfigurability. Increases in logic density and the addition of supporting hard IP blocks in the latest generations of FPGAs have simplified the process
of integrating complex communication protocols into FPGA designs. Moving the communication
interface to the FPGA can eliminate the need for an independent device to handle I/O functions for
an FPGA design. Unfortunately, this feature limits the ability to perform a full FPGA configuration
over the I/O interface, since the interface is now a part of the FPGA design itself.
Additionally, certain I/O interfaces, like PCI Express, require all attached devices to register with the I/O controller within some minimum time-period upon power-up and remain active at
all times to maintain the communication link [22]. For a globally configured FPGA design, this is
achieved by bundling the communication interface with the other modules targeted for the FPGA
and programming the design to the device immediately upon power-up. This poses a problem,
however, when attempting to reconfigure the FPGA any time after power-up. Once reconfigured,
the initial communication link is broken and cannot be recovered without resetting the entire system.
Bootstrapping provides an attractive solution to this problem. A bootstrap design can be
created to allow the communication interface and necessary PR functionality to be marked as
static throughout the power cycle of the FPGA, while all other logic on the device is marked as
dynamically reconfigurable. Upon power-up, the FPGA is programmed with the design and the
communication interface is initialized as expected. The FPGA, with the exception of the logic
containing the I/O interface, can be modified at any time at the discretion of the user.
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A handful of projects have successfully demonstrated bootstrap loading as a means for
providing uninterrupted communication services. One project developed a bootstrap loader with a
HyperTransport interface on a Virtex 4 device. The primary use for the loader was to configure and
swap accelerators for use in PCs and workstations [21]. Another project implemented a bootstrap
design with a PCI Express interface to support dynamic “scrubbing” of the FPGA configuration
to improve reliability [23]. Chapter 3 also discusses a PCIe bootstrap application that allows
reconfigurable designs to be swapped at will while maintaining the link with the host PC.

2.1.2

Increasing Design Security
An SRAM-based FPGA’s greatest feature is its reprogrammability, but standard FPGA con-

figuration procedures present a security concern for users who wish to protect valuable intellectual
property (IP). FPGAs are designed to be configured from data located on an off-chip source. This
makes it possible for an attacker to gain full access to a design bitstream by simply monitoring the
data pathway between the configuration data source and the FPGA. With the bitstream in hand, the
attacker can either clone or reverse engineer the valuable IP blocks in the design.

Host
Boot Loader

PR Bitstream

Public Key
Encrypt

Private Key
Encrypted
Bitstream

Decrypt
ICAP

Figure 2.1: Bootstrap loading with asymmetric key cryptography
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Where necessary, bootstrapping can be used to enhance the security of bitstream data.
Xilinx recommends the use of Asymmetric Key Encryption with a bootstrap loader [24]. In their
design example, the bootstrap loader contains a module to generate a public-private key pair, a
communication interface to establish a link with a host, and a configuration interface to perform
PR. No proprietary information is stored within the loader. Once the bootloader is configured, it
genenerates a public-private key pair. The host retrieves the public key, which it uses to encrypt
the PR bitstream. The host then transmits the PR bitstream to the FPGA, where it is decrypted and
configured to the device by the loader. Figure 2.1 illustrates this example. Several projects have
investigated similar applications in detail [25–27].

2.1.3

Reducing Power-Up Configuration Time
Another application of FPGA bootstrapping is for reducing the time needed to configure the

FPGA. As the density and complexity of FPGAs continue to increase, the amount of configuration
memory also increases. This increase in memory leads to an increase in configuration time. This
creates a problem for FPGAs in systems where all devices must be initialized within a given timeframe. For example, the PCI Express specification requires that all components are ready to receive
initialization requests within 100ms from the end of power-up or reset [22]. This means that an
FPGA device with a PCIe endpoint must complete the configuration process within the 100ms time
window to be available to the system.
Such a limit is unsuitable for the most recent generations of FPGAs when using global
configuration methods. For example, the configuration memory on the largest Virtex-7 FPGA, the
XC7V2000T, contains 426.6 Mbits. Using the maximum-width 32-bit SelectMAP interface at the
maximum configuration clock frequency of 60MHz, the time to configure the entire device is 222
ms, well outside the limits of the PCIe standard.
Bootstrap loading the target FPGA design can eliminate this problem. The bootstrap loader
is created with a PCIe endpoint and PR functionality and mapped to a small portion of the FPGA
logic. The design bitstream is then compressed by removing frame data from the bitstream that
controls the unutilized sections of the device. The newly created bitstream contains only a fraction
of configuration data of the original, allowing the design to be configured within the specified
time window. Once the system is fully initialized, the intended design can be configured to the
8

FPGA. Even as the configuration memories of FPGAs continue to increase in density, the size of
the compressed bitstream for a bootstrap loader is expected to remain fairly constant.
This issue has gained enough attention that Xilinx has created solutions to address this
problem for its latest FPGAs. For Virtex 6 devices, XAPP883 has been made available as a reference design for creating bootstrap applications with PCIe [28]. Like the designs described in this
document, this design requires the use of the Xilinx PR design tools. For Series 7 devices, tool
support has been added to version 13.1 of the Xilinx FPGA design tools to automate the creation of
a two-stage bitstream [29]. Like bootstrapping, this two-stage bitstream first configures the PCIe
endpoint at power-up to initialize the link with the host PC. Once the PCIe endpoint has been configured, the remainder of the device is configured as usual. The two-stage bitstream is created from
a globally configured design and does not require the PR design tools. While these solutions are
certainly helpful, each implementation lacks the capability to perform dynamic reconfiguration of
logic resources once the FPGA has been fully configured.

2.1.4

Reducing Nonvolatile Memory for Configuration Storage
Bootstrapping is also capable of reducing the nonvolatile memory required to store and

configure an FPGA design. When FPGAs are used in space applications, the configuration data
is stored in radiation-hardened (rad-hard) memory to protect the data from bit-errors caused by
high-energy radiation particles. The densities of the configuration memories of FPGAs, however,
is growing at a much faster rate than rad-hard memories. With each new generation of FPGAs,
additional rad-hard memory devices are needed to support the full FPGA configuration space. This
can impose a limit on the size and type of FPGA used, since power and board space can be scarce
on a space-bound payload.
Bootstrapping can cut this need for rad-hard memories to a fraction of what is necessary
to implement a globally configured design. Like the previous applications, the bootstrap loader is
created with an I/O interface, PR functionality, and other mission-critical modules. The design is
then constrained to a small logic region on the device, and the resulting bitstream is compressed by
removing the data for unutilized frames. The compressed bitstream is programmed to nonvolatile
memory to configure the FPGA when on power-up. The remaining design modules can later be
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added as needed from a ground based station. This application will be discussed in further detail
in Chapter 5.

2.2

Active vs. Passive Bootstrapping
Most of the applications described in this thesis use passive bootstrap loading. Once con-

figured to the FPGA, a passive bootstrap design remains idle until reconfiguration data is received
from an external source. Thus, an external host is responsible for transmitting reconfigurable modules to the FPGA. This is exemplified by Figure 2.2. In this Figure, the bootstrap loader is stored on
a programmable read-only memory (PROM) local to the FPGA, while the reconfigurable module
is stored on a host device. Upon power-up of the FPGA, the bootstrap loader is configured to the
device from the PROM. Some time later, the reconfigurable module is transmitted from the host to
the device over the communication network and configured to the FPGA, completing the bootstrap
process.
With additional design work, active bootstrapping is also possible. In an active bootstrap
design, the device actively retrieves and reconfigures PR design modules. These modules may
be located in local nonvolatile memory or stored remotely on a communication network. Active
bootstrapping is useful for designs where reconfigurable modules are swapped based on the current
state of the system. The active bootstrap loader is also useful in that it offloads the responsibility of
reconfiguration to the FPGA itself. This functionality comes at a price, since it adds an additional
level of complexity over a passive bootstrap loader and can lead to a larger static design.

2.3

Generic Bootstrap Design
For most passive bootstrap applications, the basic design components in the bootstrap

loader are essentially the same. A generic bootstrap loader features a communication interface,
PR functionality, and a bridge between the communication module and the reconfigurable partition (RP). A block diagram of a generic bootstrap design can be seen in Figure 2.3. This section
will discuss each of these components that make up a generic bootstrap loader.
It should be noted that other functionality can also be added to the loader as necessary. For
instance, the project presented in Chapter 5 features a module for configuration memory scrubbing
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in the bootstrap loader. However, the goal of the bootstrap design is to minimize the logic footprint
of the loader in order to maximize the resources available to reconfigurable modules.

Bootstrap Design

Reconfigurable
Partition

Communication
Interface

Reconfiguration
Control
ICAP

Reconfigurable
Partition

Reconfigurable
Partition Interface

Reconfigurable
Partition

Figure 2.3: Block diagram of a generic bootstrap design

2.3.1

Communication Interface
The main purpose of the communication interface implemented in the FPGA logic is to

allow the the applications on the device to talk to the outside world. With bootstrapping, the communication interface is also used to receive PR bitstreams from a host device. Additionally, the interface may be used for data transmission between the reconfigured modules and external devices.
Any communication protocol that can operate on an FPGA can be used in a bootstrap loader. It is
suggested that an existing design solution be used for the communication interface rather than implementing one from scratch. At the present, bootstrap loading has been successfully demonstrated
using PCI Express, Ethernet, UART, Xilinx Aurora, Serial RapidIO, and HyperTransport protocol
cores [21, 23]. This thesis will demonstrate bootstrapping over PCIe and UART in Chapter 4 and
Chapter 5 respectively.
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2.3.2

Reconfiguration Control
Bootstrap loading is impossible without reconfiguration functionality. To support PR, the

bootstrap design instantiates one of the available configuration interfaces on the FPGA. The configuration interface is wired directly to the communication interface in a manner that allows it to
be addressed from an external host. This gives the host access to perform PR at will.
For most bootstrap applications, the internal configuration access port (ICAP) is the preferable interface to use. The ICAP is the only internally accessible configuration interface on Xilinx
FPGAs. All other communication interfaces, like SelectMAP and JTAG, are available only externally, and their use would require permanent off-chip routing at the board level.

2.3.3

Reconfigurable Partition Interface
A reconfigurable partition (RP) is the location on the FPGA where reconfigurable modules

reside1 . For some bootstrap applications, it may be desirable to transmit data between reconfigurable cores in the RP and external devices. In this circumstance, a bridge can be added to the
bootstrap loader to connect the communication interface to the reconfigurable partitions. For many
applications, the RP interface can abstract the details of complex communication protocols like
PCIe or Serial RapidIO to simplify reconfigurable module integration. The contents of this interface are design specific and vary according to the communication protocol and the reconfigurable
applications.
In addition to the I/O interconnect, clock stopping mechanisms can be included as a part of
the RP interface to control clocks to reconfigurable partitions. Clock stopping is used to maintain
the initialized state of reconfigured cores during PR. The purpose for this is discussed in detail in
Section 3.3.1 of this thesis. Reset mechanisms may also be included to allow for remote reset of
reconfigurable modules. For a complete example of an RP interface, please refer to Chapter 4.

2.4

Summary
Bootstrapping for FPGAs is similar to bootstrapping for PCs: a small application is used

to load a larger, more complex applications to the device. Bootstrapping hinges on PR support in
1 Please

see Chapter 3 for more details on reconfigurable partitions.
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FPGA design tools and in the target device. Bootstrapping allows for a number of unique design
applications, including providing uninterrupted communication interfaces, increasing design security, reducing nonvolatile memory for configuration storage, and reducing the configuration time
on device power-up.
This chapter presented the details of a generic bootstrap design. This design features PR
functionality, a communication interface, and a reconfigurable partition interface. The communication interface is used to allow the design to interact with off-chip devices and receive PR bitstreams for configuration. The RP interface acts as a bridge between the communication interface
and reconfigurable designs on the device. The goal of general bootstrap designs is to minimize
the total logic footprint in order to maximize the resources available for reconfigured designs. Details regarding specific implementation of partial reconfiguration with bootstrap designs is given in
Chapter 3.
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CHAPTER 3.

PARTIAL RECONFIGURATION DESIGN

Partial reconfiguration (PR) is the key to FPGA bootstrapping. PR is the process of modifying a subset of the configuration memory on an FPGA during normal operation, while allowing
the untouched logic regions to continue functioning during the reconfiguration process. PR design
support has increased significantly in recent years. Unfortunately, some of the considerations necessary for PR and bootstrap designs are not thoroughly described within available documentation.
This chapter will give a high level overview of the PR design process and describe the design considerations necessary for successful PR implementation. The intent of the chapter is to augment
existing documentation on partial reconfiguration. Readers interested in the specifics of partial
reconfiguration design should refer to the Xilinx Partial Reconfiguration User Guide [24].

3.1

Background
Partial reconfiguration capability has been available on Xilinx FPGAs for a number of

years [8]. This functionality, however, can only be utilized by with proper design tool support.
At the present, two different methods exist for creating PR designs for Xilinx FPGAs: difference
based and module based.
In difference based PR, the reconfigurable design is created as the result of the difference
between two revisions of the same design [8]. Difference based PR is useful for making small,
incremental changes to a design, like changing the contents of a group of look-up tables (LUTs).
Difference based PR designs are created by making modifications to an existing placed and routed
native circuit design (NCD) file in the Xilinx FPGA Editor tool. An NCD file contains a physical representation of a given design mapped to the target FPGA, and FPGA Editor is a tool that
allows for manual design modifications in an NCD file. Once changes have been made, the new
NCD file is saved, and Xilinx Bitgen is used to create a PR bitstream that reflects only the design modifications made in FPGA Editor. Making significant design modifications at this level is
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prohibitively time-consuming and is unsuitable for large-scale reconfiguration applications such as
bootstrapping.
Module-based PR, on the other hand, describes the reconfiguration of modular design
blocks on an FPGA. With module-based PR, reconfigurable modules are set aside from the static
design during the initial creation process. Also, one or more reconfigurable partitions (RPs) are
set aside in the FPGA logic to house these reconfigurable modules. With these parameters in
place, the design is built using a special PR tool flow. During the build process, the static design
is constructed around the RPs, and the reconfigurable modules are constructed to fit inside an assigned RP. The end result is a set of full configuration bitstreams composed of the static design,
each with a different reconfigurable module inside the RP, and a set of partial bitstreams for each
reconfigurable module.
An example of a module-based PR design is shown in Figure 3.1. In this figure, the static
design is present on the FPGA, with a single, empty reconfigurable partition that is set aside for
reconfigurable modules. Four reconfigurable modules have been created for use with the RP and
can be programmed to the device individually as necessary by the end user.

FPGA
(Static Design)
PR Module D
PR Module C

PR Module B
PR Module A

Reconfig
Partition

Figure 3.1: Module-based Partial Reconfiguration
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In the module-based PR flow, RPs and their associated modules can be as small as a single
slice or as large as the entire set of logic resources on the FPGA. This ability to create designs that
perform reconfiguration on a vast majority of logic resources is what makes bootstrapping possible.
The next section will discuss the details of the module-based PR design flow, and the following
section will discuss key design concepts to ensure correct design functionality of module-based
PR designs.

3.2

PR Design Flow
Creation of FPGA designs follows a well defined and understood design process referred to

as the design flow. The standard design flow for FPGAs is shown in Figure 3.2. The major steps in
the flow are design entry, synthesis, implementation, and device programming. Additionally, each
of these steps includes verification procedures that are used to determine the functional correctness
of the design at each intermediate point of the flow.
Design entry is the process of formally describing the intended FPGA design using a hardware description language (HDL). Synthesis takes the design description and converts it to a lowlevel circuit description, referred to as a netlist. Implementation takes the netlist and maps it to
resources on the target FPGA. Finally, device programming is the process of creating a bitstream
from the implemented design and programming it to the FPGA.
For partial reconfiguration, the major steps in the FPGA design flow are similar to a globally
configured design. Many of the intermediate procedures within each step of the process, however,
are more complex and restrictive in the PR flow than for standard designs. Figure 3.3 shows a
detailed structural view for an example design in the FPGA flow. The following subsections will
explain this figure in detail and break down each of the steps in the FPGA design flow to highlight
the differences between the creation of PR and standard designs.

3.2.1

Design Entry
Design entry is the process of formally describing the intended FPGA design using a hard-

ware description language (HDL). For standard FPGA designs, the design description may be
contained in a single, monolithic file or can be broken down into a hierarchical structure with a
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Figure 3.2: The FPGA design flow

top-level design file and various submodules contained within its own file. Once the description is
complete, the functionality can be verified by using a simulation platform to compile and simulate
the design. Simulation of the entire design requires compilation of all existing description files,
and compilation is needed only once for a given design revision.
For PR designs, the static design carries the same design entry rules as a standard FPGA
design. The design descriptions for individual PR modules, however, must be created in files
separate from the static design and from each other. PR modules can either be top-level modules,
fully independent of the static region, or sub-modules to the static design. When PR modules are
declared as sub-modules to the static design, a black-box component instance is created in the static
design that specifies the inputs and outputs to associated reconfiguration modules. The inputs and
outputs declared in reconfigurable modules, better known as the entity declaration in VHDL and
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module declaration in Verilog, must match the declaration of the associated sub-module blackbox
instance in the static design. The independent description of static and reconfigurable modules is
necessary for the synthesis and implementation steps that occur later in the PR flow.
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Functional verification for PR designs constists of multiple simulation runs. A simulation
run for a PR design is comprised of the static design and one PR module associated with each PR
black-box instance. Multiple simulation runs are necessary to validate correctness between each
PR module and the static region, and the number of simulation runs is determined by the number
of PR modules in a given design.
The structure of a design in the design entry step is illustrated in Figure 3.3. In this example, a static design is created with a single reconfigurable partition and three reconfigurable
modules. Each is contained in its own separate file. During functional simulation, three separate
design instances are created to verify the functionality of the static design with each one of the
reconfigurable modules.
Limitations exist in the design entry process. These limitations must be addressed during
design entry to avoid problems later in the design flow. The issues that will be discussed here deal
with partition pins and unreconfigurable device primitives.

Partition Pins
In the Early-Access (EA) Partial Reconfiguration tools from Xilinx, it was necessary to add
bus macros to lock the routing of signals between the static design and the RP. This limitation has
been removed in the most recent version of the tool flow, and the inputs and outputs of the RP, also
known as the partition pins, are now automatically placed and managed by the tools. Due to the
directional routing architecture of an FPGA, partition pins must be unidirectional, and the tools
will disallow any bidirectional or tri-state signals between the static and reconfigurable partitions.
In globally configured FPGA designs, bidirectional and tri-state signals in the HDL are
handled by emulating their functionality in the directional routing structure of the device. The
tools, having access to the entire design during synthesis, are capable of inferring structures that
simulate the behavior of such signals. With PR designs, the synthesis process for static and reconfigurable modules is independent, and without complete design visibility, the tools are unable to
create appropriate structures to emulate the functionality of bidirectional and tri-state signals.
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Unreconfigurable Device Primitives
Not all design modules are candidates for partial reconfiguration. RTL design modules
that make use of clock resources are not permitted as reconfigurable modules, as these resources
must be initialized at device startup. These resources include PLLs, DCMs, PMCDs, and BUFGs.
Additionally, Xilinx cautions against the use of BSCAN, CAPTURE, DCIRESET, FRAME ECC,
ICAP, KEY CLEAR, STARTUP, and USR ACCESS blocks, as the behavior of these modules
after reconfiguration has not been thoroughly tested [24].

Before

Intended PR
Design

To Static
Design

DCM

After
PR Design
Module

Static Design

DCM

Figure 3.4: Before and after diagram of refactored non-PR primitives

For some applications, this problem can be solved by refactoring the design to place any
non-PR-capable device primitives in the static region. An example is shown in Figure 3.4. The
intended reconfigurable module contains a DCM and two clock buffers. Since these clocking
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structures are nonreconfigurable, the design is refactored and these structures are moved to the
static design. When refactored correctly, the PR module will still operate normally. An additional
example of design refactoring for PR is given in Appendix A.
Though unreconfigurable through PR, primitives that feature different operating modes
(i.e., PLLs and DCMs) can still be modified as needed through the dynamic reconfiguration port
(DRP) associated with the module [30]. The DRP is a set of inputs and outputs that allow dynamic modification of attributes associated with the particular resource. For example, clock outputs from a PLL may be modified during application operation by using the DRP to change the
CLKFX MULTIPLY and CLKFX DIVIDE values of the PLL.

3.2.2

Synthesis
Synthesis is the process of converting a design description to a low-level circuit descrip-

tion. This circuit description is referred to as a netlist. Synthesis can be performed using Xilinx
ISE/XST, using either the graphical interface or command-line utilities, or with a third party synthesis tool, like Synopsis Synplify.
For standard FPGA designs, synthesis may be performed on all HDL design files at once to
generate a single netlist. Modules and submodules may also be sythesized independently of each
other to create distinct netlists. When independent synthesis builds are performed, the multiple
netlists are later brought together during implementation to form a complete design.
For PR designs, synthesis of the static design carries the same rules as for a standard FPGA
design. PR modules, however, must be synthesized independently from the static design and other
PR modules. Additionally, a synthesis run of a PR module must include all submodule instances
to create a single, unified netlist. By default, ISE/XST assumes that each synthesis project is a
top-level instance, and automatically adds I/O buffers to design modules during synthesis. If a
reconfigurable module is declared as a submodule in a static design, this option must be disabled,
as these buffers have already been added to the corresponding signals in the static region.
Referring back to the example design in Figure 3.3, synthesis is performed independently
for the static design and for each reconfigurable module, generating separate netlists for each
synthesis run. If post-synthesis simulation is required, a post-synthesis simulation model of each
netlist can be created by the synthesis tool. The synthesis model is an HDL representation of the
22

post-sythesis design and is simulated in the same manner as description files in the design entry
step.

3.2.3

Implementation
Implementation is the process to mapping instances in a netlist to resources on the target

FPGA. The implementation process consists of a sequence of a sequence of intermediate steps.
These steps are called translate, map, and place and route. The result of an implementation run is
a native circuit description (NCD) file that can be used to generate a configuration bitstream. The
implementation process for standard designs is supported by Xilinx ISE, Xilinx PlanAhead, and
the Xilinx command line tools.
For globally configured FPGA designs, the implementation process is run one time for a
given design revision. In some instances, floorplanning may be required as a prerequisite to the
implementation process. Floorplanning is the process of manually assigning netlist instances to
specific locations on the FPGA, often to optimize the space or performance of specific portions of
a design. Verification of the globally configured NCD design file can be accomplished by using
the tools to generate a post-place-and-route simulation model. The simulation model generates an
HDL representation of the NCD file for use with a simulation platform.
In the PR flow, the implementation process is performed multiple times for each design,
depending on the number of PR modules and the number of RPs. For the example design in Figure 3.3, the implementation process is performed a total of three times. For the first implementation
run, the static design is built with one of the three reconfigurable modules assigned to the RP. When
finished, an NCD file with a completely placed and routed design has been created. For the second
implementation run, another of the three reconfiurable modules is built for the RP. Instead of reimplementing the static design a second time, the placed and routed static design is imported from
the first design run. The implementation process is then executed, creating an additional NCD file.
The third implementation run follows the process of the second. The specific example is further
illustrated in Figure 3.5.
Floorplanning for PR designs is required to distinguish reconfigurable design regions on
the FPGA and is the first step in the implementation process. Floorplanning is used to specify the
location of RPs for a design and to assign reconfigurable netlists to an available RP. RPs must be
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Figure 3.5: PR synthesis and implementation procedures

created with enough logic to allow the largest assigned reconfigurable module to successfully place
and route. Once partitioning is complete, the partition information is stored in the design UCF file
along with the other design constraints. Once saved, the partition information can be used on future
design revisions as necessary, allowing this step to be skipped. Proper floorplanning is critical to
successful PR, and these details are discussed in Section 3.3.3.
Before the remaining steps commence, the design must be flagged for the tools to specify
the design as reconfigurable. Up to this point, no distinction between PR and standard design flow
has been made to the tools. Reconfigurable modules are then assigned to one of the RPs marked
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during floorplanning. With the necessary constraints in place, the implementation runs can proceed
through the translate, map, and place and route steps. At the completion of all implementation runs,
each resulting NCD file must be verified. This verification is used to validate that the static design
and any existing reconfigurable partition pins remain constant across design builds and to insure
that all design rules have been met. Verification of the generated NCD files is possible by flagging
the tools to create a post-place-and-route simulation model, as with standard designs. Each model
generated from an NGC file, however, must be simulated individually.

3.2.4

Device Programming
The device programming step encompasses creating a configuration bitstream and pro-

gramming it the FPGA. Bitstream generation is supported by the Xilinx Bitgen tool. For standard
designs, one bitstream is generated from one NCD file. This bitstream can be configured to the
FPGA using anyone of the externally available configuration interfaces. A full configuration bitstream is composed of data that is used to program all the “frames” on the FPGA. A frame is
the smallest amount of addressable configuration memory on an FPGA, and consists of forty-one
32-bit words.
During device configuration of a standard design, the bitstream sends instructions to place
the device into “Shutdown” mode. In shutdown mode, the FPGA is placed into an inactive state1 .
Configuration proceeds to program the entire device one frame at a time. Once the device is fully
configured, CRC checking is performed to verify a valid bitstream. If the CRC check passes, the
startup instruction is loaded to place the FPGA into the active state.
For partial reconfiguration designs, bitstream generation will create multiple bitstreams
from each NGC file. The number of bitstreams generated depends on the number of RPs. One full
bitstream is created that contains the static design and the reconfigurable modules that have been
assigned to RPs for the given design build, and a partial bitstream for each reconfigurable partition.
In the example design in Figure 3.3, a total of six bitstreams are created – three full bitstreams and
three partial bitstreams.
1 The

shutdown command specifically asserts the global tri-state, which places I/Os in High-Z state, deasserts the
global write enable (GWE), which halts the operation of flip-flops and block RAMs, and deasserts the Done signal.
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The configuration of full and partial bitstreams in PR designs occurs in the same manner as
for a standard design. The configuration sequence of partial bitstreams, however, is different than
for full bitstreams. With partial bitstreams, the device is not placed in shutdown mode, portions
of a PR design are allowed to execute before a CRC check is performed, and only a subset of the
configuration memory that corresponds to the RP is modified.

3.3

PR Design Considerations
Due to the nature of partial reconfiguration, it is possible to create PR designs that build

successfully in the tools but do not operate as intended on the device. This is especially true of
designs that feature complex PR modules. Additional design measures may be needed to insure
that both the static and reconfigurable modules will work after reconfiguration. This section will
discuss these considerations in detail.

3.3.1

PR Module State Initialization
Like full configuration, partial reconfiguration occurs by loading configuration data onto

the device on a frame-by-frame basis. During partial configuration, the FPGA resources (including
clocks) remain operational and the internal state elements are constantly changing. However, the
reconfigurable partition also remains operational during reconfiguration. This behavior allows for
unknown values to be latched into the state elements of the newly configured logic. When partial
reconfiguration is completed, the internal state of the PR design may contain values other than
those originally intended. This may place the design into an unknown and possibly unrecoverable
state. Figure 3.6 highlights this issue in an oversimplified model of frames in an FPGA. In this
figure, frames are configured as they are on an FPGA, one after another, and state elements in the
given frames are configured prior the frames that contain their input drivers. The value at the inputs
of these newly configured elements remains unknown until the element driving the input signal is
configured, and these unknown values get latched into the elements.
For register instances, this issue is easily resolved by asserting a reset signal. Some state
elements, however, cannot be simply reset. These elemnts include shift register LUTs (SRLs), Select RAMs (LUTRAMs), and Block RAMs (BRAMs). Once one of these elements is reconfigured
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Figure 3.6: The initialization problem that occurs with PR
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with a usable clock signal, it begins executing, regardless of whether there are other elements in
the design that have yet to be configured.
It is the responsibility of the designer to explicitly add logic to insure that a PR module
begins executing in the intended state. There are multiple methods for guaranteeing proper design
state after reconfiguration. This subsection will highlight two such methods: clock stopping and
SRL, LUTRAM, and BRAM replacement.
Before these methods are addressed, it should be noted once again that partial reconfiguration has been available for several years and a number of projects utilize PR. With this in mind,
it would be expected that this issue of state initialization would have already been addressed and
documented in a public forum. After an extensive literature search, I have been unable to locate
any resource that makes specific mention of this problem. To the best of my knowledge, this is the
first work that addresses the state initialization issue with PR for Virtex 4 and Virtex 5 FPGAs.

Clock Stopping
One method to insure the intended state of PR modules is to stop all clock signals used
in the RP during the reconfiguration process. Stopping PR clock signals effectively renders state
elements inactive, keeping the initialized data from changing during the reconfiguration process.
An RP clock can be stopped by the use of one of two device primitives: a Global Clock Buffer
with Enable (BUFGCE) or a Digital Clock Manager (DCM).
A clock buffer can be used to stop the clock by adding a BUFGCE primitive in the static
design to any clock used in an RP. The enable signal on the BUFGCE is connected in such a way
that it can be deasserted during reconfiguration and asserted upon completion. One downside to
this method is that the addition of the buffer adds skew to the clock signal.
A DCM can also be used to stop the PR clock in a similar manner as a BUFGCE. When the
reset signal is asserted on a DCM, the clock outputs are driven low [31]. This is safer than using
a BUFGCE, as the DCM can reduce skew, but when the reset is deasserted, it takes a number of
cycles for the DCM to lock.
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Figure 3.7: An SRLC32E is roughly equivalent to 32 registers.

SRL, LUTRAM, and BRAM Replacement
Another method for guaranteeing proper PR module state after reconfiguration requires the
replacement of all SRL, LUTRAM, and BRAM instances with an equivalent module consisting of
distributed registers. Synthesis directives must also be modified 2 to insure that these structures are
not inferred from HDL source code. Additionally, every register in the PR module must be tied to
a reset signal. This solution has an advantage over clock stopping in that it is capable of resetting
every state structure in a PR module to a known state every time the reset signal is asserted. The
main drawback is that it puts a strain on device resources. For example, one SRLC32E primitive
on the Virtex 5 is roughly equivalent to 32 registers. A diagram is shown in Figure 3.7. To make an
equivalent comparison, from an FPGA resource perspective, one SRLC32E equates to half of one
slice, while 32 registers equates to 16 slices. Another drawback to this method is that such design
modifications are not always possible (i.e., no access to HDL source code, resource constraints).

3.3.2

Disabling the GLUTMASK
In Xilinx FPGAs, there is a set of control registers that can be used to modify different

options on the device. In one of these control registers (CTL0 for Virtex 5 devices), there is
a bit that toggles the global LUT mask, or GLUTMASK. The GLUTMASK is responsible for
2 Synthesis directives can be implemented on a per-module basis by adding appropriate code to the associated
HDL or on a global basis by setting the necessary flags in the synthesis tools. The global flag to disable shift register extraction in Xilinx XST is -shreg extract NO and the flags to disable LUTRAM and BRAM extraction are
-ram extract NO and -rom extract NO.
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masking SRL and LUTRAM contents during configuration memory reads and writes. This mask
is important for applications like configuration memory scrubbing, since it allows for configuration
frames to be overwritten without affecting application data.
When the GLUTMASK is asserted, configuration reads of the contents of SRL and LUTRAM instances will be zeroed, and configuration writes to the contents of SRL and LUTRAM
instances will be ignored. If the GLUTMASK is asserted during reconfiguration, SRL and LUTRAM instances will not be initialized. Other design primitives, including standard LUT instances
will remain unaffected by configuration reads and writes. In most instances, the GLUTMASK is
disabled by default. If the GLUTMASK is enabled by a configuration bitstream or an application,
it must be disabled before reconfiguration occurs to insure proper initialization. If necessary, the
GLUTMASK may be re-enabled after reconfiguration completes.

3.3.3

Region Placement
A Reconfigurable Partition (RP) defines the location on the device where a reconfigurable

module will reside. The Xilinx Partial Reconfiguration User Guide does a sufficient job of detailing ideal partition placement. The importance of these guidelines, however, is often unrealized,
since the tools allow for the creation of poorly structured partitions that can ultimately yield a
non-functional PR design. For instance, the tools allow for the creation of PR designs with noncontiguous RPs, even though most such designs would never function as intended.
RPs must always be contiguous, and in the ideal case, rectangular in shape. Xilinx discourages the use of irregularly shaped RPs (such as T and L shapes). The tools must pack all
routing resources pertaining to a PR design within the RP, and irregular shaped partitions make the
place-and-route process more difficult [24]. For many designs, this is unnecessary as long as the
device resources allocated to the RP are significantly more than required for the PR module. Overlapped RPs are also disallowed. Additionally, boundaries between two RPs can touch, but Xilinx
recommends leaving a small amount of space available for routing signals in the static design.
As a general suggestion, RPs should always align to vertical frame boundaries. RPs can
be structured to share frames with static or other reconfigurable partitions, but under this circumstance, any reconfiguration to the frame can affect other module occupying the same frame. For
example, if an SRL in a static design is placed in a shared frame area with an RP, the reconfigu30

Figure 3.8: Vertical frame boundaries on a Virtex 5 FX70T, as seen in Xilinx PlanAhead

ration process will overwrite the values in the SRL, which is capable of halting a working design.
The vertical frame boundaries correspond to vertical clock region boundaries. These clock region
boundaries can be seen on the FPGA layout window in Xilinx PlanAhead and are signified by
heavy dark blue lines. This is shown in detail in Fig. 3.8, with the shown RP spanning the height
boundary of the frame it encompasses.

3.3.4

Reconfigurable Partition Decoupling
Since the FPGA continues to operate during reconfiguration, it may be possible for the

static design to receive spurious data signals from the RP during the reconfiguration process. For
some applications, it may be desirable to add decoupling logic in the static region to disconnect
the RP output signals from other logic during PR. This can be accomplished by placing a mux or a
register with an enable signal at each output of the RP. An example can be seen in Figure 3.9. An
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Figure 3.9: Decoupling logic added to static design at the output of the RP

enable signal attached to the mux or register can control the flow of data from the RP to the static
design.

3.4

Reconfigurable Design Cost
As stated in the Xilinx Partial Reconfiguration Guide, there is a resource and performance

cost that comes from using the PR tool flow to build bootstrap designs. This cost is difficult to generalize and depends on many factors, including the size and structure of static and reconfigurable
designs and the size, number, and location of reconfigurable partitions. According to Xilinx, the
expected cost of using the PR tool flow is a 10% degredation in clock frequency and a limit of 80%
packing density for slices [24].

To exemplify the cost required for PR design builds, Table 3.1 shows the resource and
performance numbers for a sample bootstrap design3 with corresponding numbers for equivalent
global designs. This bootstrap design features five reconfigurable modules targeted for a single
reconfigurable partition. Table 3.1 features the maximum clock frequency, number of LUTs used,
and number of flip-flops used for both global and PR design builds. The numbers for the PR build
3 The

details of this design are discussed Chapter 4.
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Table 3.1: Resource and Performance Comparison between Global and PR Builds for the
PCIe-Bootstrap Design
FMAX (MHz)
LUTs Used
FFs Used
Design
Global
PR
Global
PR
Global
PR
FFT
71.469 63.036 3820
4087
3721
3812
AES
69.310 63.036 5234
5695
3226
3255
SHA-1
60.924 60.713 4898
5365
4197
4228
Blowfish
50.088 50.244 15813 16273 36626 36662
Ogg Vorbis 50.161 50.063 65987 66461 43709 43720

reflects the five reconfigurable designs built to function with a static bootstrap loader as a part of
a single PR project. The numbers for the global builds, however, reflect five independent build
projects that were processed using the standard, global design tools. Each of the five global builds
represents a pairing of one of the targeted reconfigurable designs with the static bootstrap design.
These results reflect a rough estimate as to the expected resource and performance cost as a result
of implementing bootstrap designs in the PR framework.

3.5

Summary
Partial reconfiguration is the key to bootstrapping, and the module-based PR design flow

is used to create bootstrap designs. With module-based design, reconfigurable partitions are set
aside on the FPGA for reconfigurable modules. Reconfigurable modules are then assigned to and
implemented to fit into an RP. The remaining available logic houses the static design. The general
design flow to construct module-based PR applications follows the same major design steps as the
flow for standard designs. The intermediate procedures, however, are more complex and restrictive.
For complex PR applications, such as bootstrapping, additional concepts must be considered during the design process to insure proper functionality of finished designs. These concepts
include proper state initialization, GLUTMASK deassertion, proper floorplanning, and partition
decoupling. The guidelines in the chapter, combined with standard design practices described in
the partial reconfiguration documentation, will allow for the successful creation and reconfiguration of bootstrap designs.
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CHAPTER 4.

BOOTSTRAPPING WITH PCI EXPRESS

Many FPGA devices on the market feature a hard IP PCI Express endpoint integrated into
the reconfigurable fabric. The inclusion of a PCIe endpoint greatly simplifies the process of creating PCI Express capable designs for use with a PC or workstation. One of the drawbacks to using
an on-chip PCIe solution is that a full device configuration after PC boot severs the PCIe link. Once
the link is lost, a reboot is required to reenumerate the FPGA and reinitialize the connection1 . For
a PCIe peripheral to be available to the host PC, the peripheral must be ready for link training 100
ms after power-up or reset, and must be able to acknowledge all requests, even if they cannot be
serviced [22]. This limitation can make the use of the on-chip PCIe endpoint a poor choice for
reconfigurable computing applications.
Bootstrap configuration provides an attractive solution to this problem. A bootstrap design
featuring a PCI Express core instance is created and placed on an adjacent PROM. At power-up of
the host PC, the bootstrap design is configured to the FPGA, allowing the FPGA to be enumerated
on the bus by the host. After the host boots, the remaining logic on the FPGA can be reconfigured
at any time at the discretion of the user.
This chapter presents a PCI Express-based reconfigurable computing system that uses bootstrapping for this very purpose – to initialize a PCIe interface on an FPGA at power-up. Using
partial reconfiguration, reconfigurable designs can be swapped to the FPGA during normal host
PC operation while maintaining the PCIe link. The PR module examples created for this system
were taken from the ERCBench reconfigurable computing benchmark suite. This chapter will discuss related projects, the creation of the bootstrap design, the PCIe driver and software for the host
PC, and the ERCBench applications used for testing. The goal of this system is to demonstrate the
feasibility of bootstrapping for reconfigurable computing applications.
1 The

PCI Express bus, according to the base specification, is hot-pluggable/hot-swappable. Unfortunately, many
systems do support this feature, as hardware and software support for PCIe hot-plug/hot-swap is limited.
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4.1

Related Work
This work bears similarities to Xilinx XAPP883 [28], an application that uses bootstrap

configuration to initialize a PCI Express link on Virtex 6 FPGAs. The motivation of the application
is to allow PCIe based designs to initialize the communication link with the host within the 100 ms
time window imposed by the host. This is accomplished by first configuring the PCIe design from
a compressed bitstream on bootup and reconfiguring the user application once bootup of the host
is complete.
This work features a number of key differences. First, XAPP883 only allows for a one-time
reconfiguration of the FPGA after the initial configuration has taken place. This work is expressely
designed for multiple reconfigurations after initial configuration. Second, XAPP883 uses a proprietary driver to interface with a host PC. This work uses an open-source driver that can be modified
as needed to meet the specifications of the current application. Third, this work provides clock
control to reconfigurable modules to aid in state initialization. Finally, this architecture provides a
standard, simplified interface between the PCIe core and the reconfigurable module. This interface
makes it easier to design and reconfigure many different applications for the same reconfigurable
region on the device.

4.2

Static PCI Bootstrapping Design
The bootstrap reconfigurable computing system was designed for the Xilinx ML509 (XUP)

development board. The board contains one Virtex 5 LX110T FPGA, which features a single PCIe
hard IP endpoint, and a single lane (x1) PCIe connector, which was used to connect the device to a
PC. The bootstrap design itself, meant to remain static on the device, was created using a minimal
amount of FPGA resources2 to maximize the logic available to the user application. The generated
bitstream for the static design was created and stored on the board in a nonvolatile PROM. At
power-up, the FPGA is configured with the design stored in the PROM and ready to configure
additional logic over the PCI Express link once the host has fully booted.
The static bootstrap design contains three distinct blocks: the PCIe core, the configuration
control, and the reconfigurable partition interface (see Figure 4.1). The core is constrained to
2 The

exact resource usage of the static design is shown in Section 4.2.4.
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Figure 4.1: PCI Express static bootstrap design

a small logic region on the device, as shown in Figure 4.2. The PCI Express core implements
a PCIe endpoint to maintain an uninterrupted connection with the a host PC. The configuration
control manages the configuration and readback of PR regions from the data received over the PCIe
endpoint. The PCIe core, the configuration control, and the RP interface modules will be described
in this section. Additionally, this section highlights the resources statistics for the bootstrap design.

4.2.1

PCIe Interface
The PCI Express hard IP endpoint that is included on Xilinx FPGAs does not comprise a

complete PCIe solution, and only includes the Physical Layer, the Data Link Layer, the Transaction Layer, and the Configuration Space. Serial transceiver instances, clock and reset mechanisms,
buffers, and an interface to the Transaction Layer are not included. Rather than derive a complete PCIe solution from scratch, we used the Endpoint Block Plus Wrapper generated from the
Xilinx CORE Generator tool [32]. The wrapper is a complete PCIe solution that features a basic
programmed input/output (PIO) interface.
The wrapper for this implementation was generated for a single lane PCI Express board, to
match the specification of the ML509 board to which the design was applied. A single base address
register (BAR) was included to address the design from the host machine. A 4KB memory space
was chosen for the BAR to match the minimum virtual memory page size. All other customization
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Figure 4.2: The bootstrap design is constrained to a small region of the FPGA.

settings for the core were maintained as default. In addition to generating the PCIe wrapper, CORE
Generator also included an example design module to illustrate how the wrapper functions. This
module was removed, and the corresponding signals were refactored to connect the PCIe core to
the configuration control and the RP interface at the top level of the design.

4.2.2

Configuration Control
The configuration control provides the means for reconfiguring and controlling the PR

circuit. This interface instantiates the onboard ICAP to perform PR, and includes control and
status registers. The control register allows the host to control the clock and reset mechanisms for
the user application, and the status register updates the host of the availability of data from the user
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application. The interface operates on the same clock as the PCI Express transaction interface.
The use of the transaction layer clock for the ICAP is acceptable only for single lane PCI Express
applications, where the default frequency of this clock is 62.5 MHz. The default transaction layer
clock frequency for multiple lane PCI Express applications is higher than that of a single lane
implementation, and according to Xilinx documentation, the theoretical clock frequency limit for
ICAP configuration is 60 MHz3 . In bootstrap implementations where multiple PCIe lanes are used,
it is necessary to generate a slower clock for the ICAP and add additional logic to account for the
clock domain crossing.

4.2.3

Reconfigurable Partition Interface
Perhaps the most important piece of the static bootstrapping circuit is the reconfigurable

partition interface. This component provides a number of standard services to PR modules, including I/O channels for data transfer, clocking, reset, and control. These are the same services that are
often provided on separate, dedicated I/O devices that are often used in host-based configurable
computing platforms. A block diagram of this RP interface is shown in Figure 4.3. Each of these
services will be described in more detail below.

PCIe Virtual Interface
Custom user circuits, especially those used for computation, need access to a high-bandwidth
I/O interface. In this system, the I/O interface for these circuits is provided by the same PCIe core
used for bootstrapping the configuration. The PCIe core must multiplex I/O accesses to the core
between circuit configuration and data transfer to the user circuit. A unique address space is reserved for both configuration functions and I/O data transfers. The driver associated with this static
circuit manages the I/O transfers to insure proper addressing of both the configuration functions
and circuit data management (the PCIe driver is described in Section 4.3).
The RP interface abstracts most of the details associated with the PCIe interface and provides a number of simple, easy to use I/O functions to user circuits. For high-bandwidth streaming
functions, the PRR interface provides a total of eight FIFOs: four for input data and four for output
3 The

frequency of transaction layer clock used on the ICAP is slightly higher than the theoretical clock frequency
limit specified for the ICAP. We have yet to experience any issues related to reconfiguration of the RP with this clock.
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Figure 4.3: Reconfigurable partition interface

data. These FIFOs are used to transfer data between the PCIe clock domain and the user circuit
clock domain. Each FIFO is 32-bits wide by 1K deep. To manage FIFO flow control, the user circuit has access to the read-enable/empty signals for each input FIFO and write-enable/full signals
for each output FIFO.
The RP interface also provides a simple register interface to facilitate the use of custom
application specific control and status registers within user circuits. Four addressable registers
are provided in each direction and are addressed individually by the PCIe driver. In addition
to these registers, the RP interface also includes an interrupt signal that is generated by the PR
application. This allows for the PR application to signal the host device whenever something
interesting happens, such as new output data becoming available.
It is not necessary for PR modules to utilize all the functionality provided by the RP interface. The goal of the simplified interface developed in this system is to provide a generic interface
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that can be used for a broad number of FPGA applications. For more complex circuits with more
greater I/O needs, a more sophisticated I/O interface could be developed (i.e., additional FIFOs,
registers, and interrupt functionality).

Clocking and Reset
As discussed in Section 3.3.1, PR modules require additional logic to guarantee proper
state initialization. To address this issue, the RP interface provides controllable clocking services
to reconfigurable circuits. Using these services to stop the clock to reconfigurable partitions during
PR allows for PR modules to begin executing in the properly designed state.
The ML509 board’s 100 MHz reference clock is provided to the RP and can be enabled
or disabled in software (the PR region clock is driven by a BUFGCE which can be toggled with
the appropriate control register). At the present, this system does not provide user control of the
clock frequency for the PR region. Under many circumstances, custom modules carry different
timing constraints. Future work could provide a clock instance by means of a PLL or DCM, whose
frequency can be dynamically controlled using the dynamic reconfiguration port (DRP) of the
clock module.
In addition to clock control, the RP interface also provides a software triggered reset. This
signal is designated as a top-level reset for the reconfigurable module. If other reset signals are
necessary, they may be implemented into one of the registers provided by the PCIe virtual interface.

4.2.4

Device Utilization

Table 4.1: Resource utilization of bootstrap design on V5LX110T
Resource Used Total %
LUTs
2513 69120 3
Flip-Flops 2797 69120 4
DSP48
0
64
0
BRAM
6
148
4
BUFG
8
32
25
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The bootstrap static circuit was designed to be as small as possible to maximize the amount
of resources available for the user application. The resource utilization for this static bootstrap
design is shown in Table 4.1. The static region encompasses 6.9% of the logic resources on the
device, with the remaining 93.1% dedicated to the RP/user application4 .

Figure 4.4: The static bootstrap design as shown in Xilinx FPGA Editor

The design was constrained to the lower right hand corner of the device where the PCIe
Endpoint block resides, as shown in Figure 4.4. The maximum clock rate of any given user application is limited only by the design, build tools, and FPGA architecture. The data throughput
to the user application, however, is limited by the clock rate of the PCIe core. In this case, the x1
4 As

seen in Figure 4.4, some of the routing resources within the reconfigurable partition are used by the static
circuitry.
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(single lane) link operates at 62.5 MHz to provide a maximum data throughput of 250 MB/second.
The use of multiple PCIe lanes is possible and would provide a corresponding increase in data
bandwidth.

4.3

PCI Express Driver and Application Code
To support the configuration of PR modules over PCIe and the transfer of data to these

modules, a custom Linux device driver was created for this static bootstrapping circuit. The Linux
driver for the bootstrap design was created for version 2.6.18 of the kernel but is theoretically
capable of working on the latest revisions of the 2.6 kernel. The driver is relatively basic, and at
the present, only supports the programmed I/O data transfer capability that exists in the PCIe core.
Interacting with the bootstrap design from the host is as simple as opening a file descriptor
for the device and placing read or write commands to the appropriate addresses of components attached to the PCIe core. Data transactions are supported through the Linux API using the pread()
and pwrite() commands. These commands can be accessed in the C and C++ languages by including the header unistd.h.
A custom software program must be written for each user circuit to manage applicationspecific I/O and control. This application-specific program would include calls to the driver for
configuring the circuit to the device, initializing the circuit, initiating data transfer, and monitoring
execution of circuit operation. For circuits that operate as a host-based co-processor, host-based
processing will be mixed with I/O calls to the circuit for performing FPGA based computation. An
example sequence of such a program is given in Figure 4.5.

4.4

Application Examples
To demonstrate the functionality of the PCIe bootstrap platform, several designs from the

Embedded and Reconfigurable Computing benchmark suite (ERCBench) from the University of
Wisconsin-Madison [33, 34] were implemented and tested. These implemented benchmarks included a Fast Fourier Transform (FFT) processor, an Advanced Encryption Standard cryptography
module, and a Secure Hash Algorithm-1 (SHA-1) cryptography module, a Blowfish encryption
module, and an Ogg Vorbis audio compression module.
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The resource usage statistics for these modules are shown in Table 4.2, and the post place
and route design layouts for each design are shown in Figure 4.6. The overall goal of implementing
these modules on the bootstrap platform was to demonstrate the feasibility and usability of the
bootstrap design itself.

Table 4.2: Reconfigurable Core Parameters
LUTs
Flip-Flops DSP48
Design
#
%
#
% # %
FFT
1256 2
997
1 12 19
AES
2955 4
440
1 0 0
SHA-1
2482 4
1413 2 0 0
Blowfish
13449 19 33847 49 0 0
Ogg Vorbis 64227 93 40905 59 8 13

4.4.1

BRAM
# %
0 0
0 0
0 0
0 0
3 2

Fast Fourier Transform (FFT)
The first example is a pipelined Fast Fourier Transform (FFT) capable of performing back-

to-back forward or reverse FFTs. The design parameters chosen for this FFT were the core defaults
which include: 16-bit data width (which allocates 16 bits for both the real and imaginary parts),
12-bit twiddle width, 32 FFT points, and saturating arithmetic.
The wrapper for the FFT module uses one input FIFO, one output FIFO, and one input
register from the RP interface. The handshaking protocol from the module is connected to the
input and output FIFOs to stream data appropriately. One bit of the 32-bit input register is used to
control forward and reverse FFT computations.

4.4.2

Advanced Encryption System (AES)
The second example is an Advanced Encryption System (AES) core that can perform en-

cryption or decryption using the various key sizes defined in the AES standard (FIPS-197). Like
the FFT wrapper, the AES wrapper uses one input FIFO, one output FIFO, and one data register
from the PR interface. The wrapper handles the interaction between the 32-bit data FIFOs and the
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128-bit I/O interface on the module. Additionally, the wrapper utilizes only two of the 32-bit input
register for the purpose of controlling the key size. This circuit and its dynamic reconfiguration is
similar to a project that dynamically configured an AES module as a Microblaze accelerator [35].

4.4.3

Secure Hash Algorithm-1 (SHA-1)
The third example is the Secure Hash Algorithm-1 (SHA-1) that implements a crypto-

graphic hashing algorithm that produces a hash of any message up to 264 - 1 bits. The SHA-1
wrapper utilizes one input FIFO and one output FIFO. Like the AES wrapper, the SHA-1 wrapper
manages differences between the 32-bit FIFO data widths, and the data widths specified by the
SHA-1 modules, which in this case are 64-bits for input and 160 for output.

4.4.4

Blowfish
The fourth example is the Blowfish encryption algorithm created by Bruce Schneier [36].

Blowfish can be found in a number of products including OpenSSH, TiVo® digital video recorders,
and the Linux kernel [37].
The Blowfish wrapper uses two input registers, one input FIFO, and one output FIFO from
the RP interface. The two 32-bit input registers are used to store the 64-bit key used in encryption,
and the FIFOs are used to stream data to and from the module. The module requires a 64-bit input
and renders a 64-bit output, and the wrapper is used to manage the difference between FIFO data
widths and the module data widths.

4.4.5

Ogg Vorbis
The final example is a decoder for the Ogg Vorbis audio compression format. Ogg Vorbis

is similar to other audio compression formats such as MP3, AAC, and WMA. Vorbis, however,
differs from many other formats in that it is fully open, nonproprietary, and patent-and-royalty
free [38]. The decoder implementation was based off of a specific version of Vorbis called Tremor.
Tremor uses fixed-point arithmetic and is designed for systems where floating-point arithmetic is
unavailable.
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The Tremor wrapper uses one input FIFO and one output FIFO from the PR interface. The
Tremor module requires a 256-bit input and renders a 256-bit output. The wrapper manages size
differences between the FIFO data widths and the module data widths.

4.5

Summary
This chapter introduced a bootstrapping system that uses PCIe to reconfigure FPGA mod-

ules during operation. This system was developed to establish a link between a Virtex 5 FPGA and
a Linux-based host PC. The system includes a small, static design that configures a PCIe endpoint,
PR functionality, and an RP bridge during power-up of the host. Once the host has booted, large
custom circuits can be added at any time under the direction of the host without requiring a reboot
of the system. The system also includes an associated driver for Linux, the host operating system.
To demonstrate the feasibility of the system, five benchmarks were chosen from ERCBench
Benchmark Suite and built as PR modules for the system. Additionally, software programs were
created on the host PC for each benchmark to verify the functionality of the modules after PR.
Testing revealed the ability to successfully reconfigure each of the modules and to interact with
them from the host.
While this application meets the goal of maintaining a PCIe link through reconfiguration,
limitations exist. First, the performance of the PCIe link is severely limited by the PIO functionality
of the PCIe core and its associated host driver. Second, clocking mechanisms for reconfigurable
modules are fixed and do not take advantage of the unique timing constraints associated with each
PR module. These issues, however, can later be rectified through future design work.
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Open Driver
Disable RP Clock

Perform PR
Reset RP
Enable PR Clock
Transmit Data
between RP
No

Complete?
Yes
Disable RP Clock

Unconfigure RP
Close Driver
Figure 4.5: A flowchart sequence for an example host program that interacts with a reconfigurable
design module
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(a)

(b)

(d)

(c)

(e)

Figure 4.6: The post place-and-route design layouts for the application examples as shown in
Xilinx FPGA Editor: a) Fast Fourier Transform (FFT), b) Advanced Encryption System (AES), c)
Secure Hash Algorithm-1 (SHA-1), d) Blowfish Encryption, and e) Ogg Vorbis audio decoder
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CHAPTER 5.
BOOTSTRAPPING WITH SCRUBBING FOR REDUCING NONVOLATILE
MEMORY STORAGE ON SPACE-BOUND PAYLOADS

Because of the unique computing benefits they offer, FPGAs are becoming more common
on space-bound computing platforms [39–41]. Presently, FPGA densities are growing at a faster
rate than the radiation-hardened (rad-hard) memories that are typically used to store FPGA configuration data on space-bound payloads. For aerospace firms that seek the latest FPGA technology
for remote deployments, this requires the addition of more and more memory chips to prospective
payloads to support each new generation of FPGAs that enter the market.
Bootstrapping offers a unique solution to drastically reduce the memory requirements necessary for implementing FPGA in space. To accomplish this, a bootstrap bitstream is implemented
and compressed to a fraction of the size of the original. The compressed bitstream is then stored in
rad-hard memory local to the FPGA. This allows the remaining design modules to be configured
from a source other than rad-hard memory.
This chapter presents a design prototype that was developed to test the feasibility of bootstrapping for reducing nonvolatile configuration memory storage in space applications. Since
design reliability is an issue in space, the bootloader features a device self-scrubber, capable of
performing single error correction and double error detection (SECDED) of configuration frames.
Once built, the bootstrap loader is compressed to reduce the memory footprint. This chapter will
begin with a brief background, followed by a discussion on the device self-scrubbing techniques.
The method of bitstream compression is also presented, followed by a discussion on the design
prototype.

5.1

Background
Digital electronics are susceptible to single-event upsets (SEUs). An SEU is a state change

caused when an ionizing radiation particle strikes a sensitive node on an electronic device. As a
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result, the SEU causes a nonpermanent bit error to occur in a memory structure. SEUs are rarely
encountered in electronics operating at ground-level, but are encountered frequently in the Earth’s
orbit and beyond.
Commercial programmable read only memories (PROMs), like the ones used to store and
program FPGA configuration bitstreams, are vulnerable to SEUs in radiation environments such
as Earth’s orbit. To resolve this issue, rad-hard PROMs are used to store bitstreams in place of
commercial parts. Unfortunately, the device densities for FPGAs are growing at a much faster rate
than the densities of the rad-hard PROMs used to store configuration bitstreams. For example,
the density of the newest, largest FPGA on the market, the Xilinx Virtex 7 XC7V2000T, is 426.6
Megabits(Mb). For comparison, the larger rad-hard PROMs currently on the market are only 20Mb
in size. It takes as many as 22 of these rad-hard PROMs to support just one of the latest FPGAs in
space. From a size and power perspective, such a setup can be costly to implement on a satellite
payload.
The SEU problem is only compounded for FPGAs. SEUs can not only affect data in an
FPGA application, but can also affect the configuration memory array that determines the functionality and operation of the device. An example of SEUs occuring on an FPGA is shown in Figure
5.1. In this figure, two SEUs have occurred: one in a routing block, causing a signal to be rerouted
to an unknown location, and another in a LUT, changing the type of computation performed for a
set of input signals.
To allow for the use of the latest, commercially available, non rad-hard parts, SEU mitigation techniques have been developed to allow for the newest FPGAs to function reliably in all
but the most extreme radiation environments. The more commonly used mitigation techniques
typically require some type of configuration memory scrubbing. Memory scrubbing is the process
of systematically detecting and correcting errors in the configuration memory, effectively counteracting the occurrence of SEUs. The two most common forms of scrubbing are described below:
• Blind Scrubbing – Blind scrubbing is the process of continuously overwriting existing configuration data frames on the FPGA with an error-free (golden) copy. This process operates
regardless of the presence of errors in the system. The general idea is that when an SEU is
in a configuration frame, the frame will eventually be repaired within some specified time-
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Figure 5.1: (a) A simple circuit programmed to a small portion of an FPGA operating in an errorfree state; (b) The same circuit after the occurrence of two SEUs

frame by the scrub process. To support a blind scrubbing, an external copy of the bitstream
is required. Additionally, an external controller is required to execute the scrub process.
• Readback Scrubbing – Readback scrubbing is the process of performing continuous error
detection on the FPGA configuration frames and correcting frames only when errors are
present. Three types of readback scrubbing exist:
– Readback and Repair with Golden Copy – This type of scrubbing detects errors by directly comparing readback configuration frames with the golden copy of the bitstream.
When differences are found, the frame in the golden copy is configured to the device.
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– Readback with ECC and Repair with Golden Copy – This type of scrubbing detects errors by computing the ECC on readback configuration frames and comparing it against
a corresponding ECC value in a code book. If the two ECCs do not match, the frame
from the golden copy is configured to the FPGA.
– Readback and Repair with ECC – This type of scrubbing detects errors by computing
the ECC on readback configuration frames and comparing to the ECC value stored in
the frame. If the error is determined to be correctable (for instance, a single bit error for
a SECDED code), the error is fixed and the frame is written back to the configuration
memory.
Each of these types of scrubbers requires a scrubbing controller and a comparator to detect
errors. The first two scrubbers require a golden copy of the bitstream to be available, and the
second requires a an ECC codebook to also be present.
Bootstrapping can be used as a solution to cut the amount of rad-hard memory needed for
configuration memory storage. Unfortunately, most scrubbing implementations conflict with bootstrapping. Configuration memory scrubbers require constant access to the device configuration to
perform error detection and correction. This constant access blocks the ability of the bootloader to
perform reconfiguration. Additionally, many scrubber implementations require access to a golden
copy of a configuration bitstream. For bootstrapping, this simply is not possible, since the entire
design is comprised of multiple bitstreams and the contents of the configuration memory do not
remain constant.
Though most scrubbing implementations are incompatible with PR, configuration memory
scrubbing with PR is still possible [42]. Recent revisions of the Xilinx Virtex architecture have
provided a means to perform on-chip readback scrubbing using readback and repair with ECC.
This scrubber can be included as a part of a bootstrap loader, and since the scrubber is implemented
in FPGA logic, scrubbing can be paused to allow for PR to occur. Additionally, no golden copy of
the bitstream is required since ECCs carry the information necessary to perform correction on an
erroneous frame. More details on device self-scrubbing are given in Section 5.2.
By combining bootstrapping with bitstream compression and device self-scrubbing, it becomes possible not only to reduce rad-hard nonvolatile memory use, but also to meet the reliability
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needs for FPGAs in space-based applications. The remainder of this chapter is devoted to describing such a bootstrap application. This application is bootloader represented by a minimally sized
bitstream that is a fraction of the size of a complete bitstream. This design is capable of bootloading the remainder of the intended functionality from an external source over a communication link,
as well as providing error correction capability for single bit errors in configuration frames.

5.2

Device Self-Scrubbing
Device self-scrubbing is made possible on recent versions of Xilinx FPGA architectures

by the use of Hamming SECDED codes stored in each configuration frame and two specialized
modules integrated into the reconfigurable fabric – the internal configuration access port (ICAP)
and the frame error correcting code logic (Frame ECC). Each of these elements is described below:
• SECDED Codes – Configuration frames are comprised of forty-one 32-bit words, or 1,312
bits. Twelve of these bits are reserved to store the ECC. The ECC data for each frame is
generated during the bitstream generation process by BitGen1 .
• The ICAP – As described in the previous section, the ICAP is the only configuration interface
directly accessible from the logic on the FPGA. It is used to read the configuration frames
from memory to detect errors and write corrected frames back to memory.
• The Frame ECC – A circuit that generates syndrome values, based on Hamming SECDED
codes located in each frame, for any frame being read from the configuration memory by
one of the FPGA configuration interfaces (ICAP, SelectMAP, or JTAG) [44]. A nonzero
syndrome generated at the 12-bit output of the Frame ECC after reading a configuration
frame indicates the presence of one or more errors in that frame. When syndrome bit 11 is
asserted, this indicates the presence of a single bit error. Bits 10:0 can be used to determine
the location of the bit error. If syndrome bit 11 is not asserted, and syndrome bits 10:0 are
nonzero, a double bit error (DBE) has occurred. Because the Hamming codes are SECDED,
the presence of more than two bit errors are indeterminable.
1 Versions

of Xilinx BitGen prior to version 12.1 fail to calculate the ECC data properly on a small number of
configuration frames in Virtex 5 applications. The scrubber presented by [43] accounts for this and performs an
initialization phase to recalculate incorrect ECC data on design startup prior to activating the scrubber.
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Configuration Frame Data
00000010 12000030 10240000 00000000
00002112 01002000 80200000 00400100
02042000 00000400 02000000 00000009
00000000 80400000 10010011 02200101
28210000 820011C0 04218000 02900006
00004EFF
ECC Bits
10410812 00800090 10000100 10008000
80001004 00000080 09200080 00018000
01000000 00000000 08410481 81000C00
00000000 00000000 00000000 00000000
00000000 00000000 00000000 00000000
Figure 5.2: An example configuration frame for a Xilinx Virtex 5 FPGA in hexadecimal representation; ECC bits are highlighted

To self-scrub the configuration memory on an FPGA application, the entire configuration is
continually read from memory using the ICAP2 . If at any time a nonzero syndrome is generated for
a frame by the Frame ECC, configuration readback is paused, and the type of error is determined.
If a single-bit error is detected, the erroneous frame is read from configuration memory into Block
RAM (BRAM) using the ICAP, the syndrome is used to determine the location of the error, the
erronous bit is flipped, the frame is written back to the configuration using the ICAP, and readback
is continued. If a double-bit error is detected, it is ignored. In this case, scrubbing should be halted,
since the configuration is now in an erroneous state that cannot be recovered without external
intervention. It is also ideal for the FPGA application to externally signal the presence of a DBE so
that it can be handled appropriately. Appendix B shows how multiple error correction is possible
by restoring a frame from a ’golden’ bitstream copy using partial reconfiguration.
2 The

process of continually reading the configuration memory must be accomplished manually by the FPGA
application for designs targeting the Virtex 4. In Virtex 5, 6, and 7 devices, this process is done automatically.
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While bitstream scrubbing is capable of correcting bit errors that affect logic and routing
portions of the configuration, errors affecting data in memory structures, such as BRAMs, LUTRAMs, SRLs, and flip-flops, cannot be detected or corrected with this method. Additionally, the
GLUTMASK must be asserted during bitstream scrubbing to ignore data stored in LUTRAMs and
SRLs during readback to insure proper syndrome calculation by the Frame ECC. This limitation
is common among all forms of FPGA configuration scrubbing, not just self-scrubbing procedures.
These types of errors are usually handled through the application of design redundancy.

5.3

Bitstream Compression
To get the bootloader into as small of a memory footprint as possible, compression is used

to create a bitstream that is a fraction of the original size. Numerous techiques currently exist for
performing data compression. Many of these methods rely on complex algorithms for compression
and decompression. For this application, a compression method that does not require decompression is ideal, since decompression requires the use of dedicated hardware. Fortunately, there are
two methods of compression available that make this possible. The first method is included as an
optional feature in the bitstream generation tools from Xilinx. The second technique, developed
by Sellers, et. al. [1], was developed specifically for use with bootstrapping. We opt for the latter,
since it yields much better compression ratios on average.
Each of these compression techniques relies on a large amount of unused logic in an FPGA
design. Bitstream compression essentially removes the data in the bitstream responsible for controlling portions of the device that go unused by the target design. The result is a bitstream contraining only the configuration data pertinent to the design itself. The steps of the compression
process developed by Sellers, et. al., are shown in 5.3.

5.4

Prototype Bootstrap Design
To prove the concept of this work as feasible, a prototype design was created to show

that bootstrap configuration and device self-scrubbing from a minimally sized bitstream could be
accomplished in practice. This design prototype was targeted for a Xilinx Virtex 5 FX70T FPGA
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Figure 5.3: The process for bitstream compression through frame removal, developed by Sellers,
et. al. [1]
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residing on a Xilinx ML507 development board. The section will discuss the creation of the static
and reconfigurable design portions and provide the device utilization of the completed design.
In this design, we did not account for design failure as a result of an SEU affecting the
bitstream scrubber. This problem can easily be addressed with proper application of circuit redundancy [45].

5.4.1

Static Design
Existing portions of the bootloader already featured some of the functionality necessary for

a bootstrap design. Rather than make significant modifications to match the design to the generic
bootstrap model discussed in Chapter 2, we leveraged this available functionality and made the
necessary modifications to the hardware and software to support bootloading. A block diagram of
the bootloader design is shown in Figure 5.4. The target region for the bootloader on the FX70T is

To RP

UART

ICAP

Picoblaze
ECC BRAM

To Board

shown in 5.6(a).

FRAME
ECC
CRC-16

Figure 5.4: A block diagram for the bootloader
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The heart of the static design is the Virtex-5 Soft Error Mitigation (SEM) Core developed
at Xilinx [43]. This module is an implementation of the device self-scrubbing methods previously
described. The SEM Core features a Xilinx Picoblaze microcontroller to drive the scrubbing process. The SEM Core also instantiates ICAP and FRAME ECC primitives, which are connected
directly to the Picoblaze. Use of these primitives to support error detection and correction is handled under software control. Additionally, the software can interrupt the scrubbing process and
assert control over the ICAP for PR.
A UART module, wired to the Picoblaze, allows for external control of the scrubber and
receipt of PR bitstreams. File reception is supported by an XMODEM-CRC implementation in
the Picoblaze software. The CRC calculation for the XMODEM-CRC protocol is handled by a
CRC-16 module implemented in logic and connected to the Picoblaze.
To insure proper state initialization of the reconfigurable module, the clock-stopping method
is used to halt the clock to the RP during reconfiguration. To accomplish this, a BUFGCE primitive
is placed on the clock used in the reconfigurable partition. The BUFGCE is wired to the Picoblaze
allowing the RP clock to be toggled under software control.
The software that executes on the Picoblaze to drive the scrubbing and reconfiguration
processes is represented, in simplified form, in a flowchart diagram in Figure 5.5. This software is
stored in an ECC BRAM primitive on the FPGA. An ECC BRAM was used in place of a standard
BRAM since the self-scrubber is incapable of correcting bit errors in BRAM instances. ECC
BRAMs include a controller that allows for continual self-scrubbing of the data to correct any
single bit errors that exist. Double-bit errors in the BRAM are uncorrectable, and a signal is sent
to the core to notify of the presence of double-bit errors.

5.4.2

Reconfigurable Module
For the reconfigurable partition, we implemented a Xilinx Microblaze microprocessor core.

The Microblaze was chosen because it represents a fairly complex design that is commonly used
to create embedded systems on FPGAs. Minor modifications were made to the vanilla Microblaze module created with the Xilinx EDK software. These included removing the capability for
debugging software on the Microblaze and moving the clocking interface to the static region of
the design. Both of these changes were necessary for PR, as some of the hard IP blocks on the
58

Initialize Core

Error?

No

Yes

Yes
IDLE

Yes

No

PR?

Disable RP Clock
MBE?
Initialize XMODEM

No
Get Frame Location

Access ICAP
Access ICAP
Disable GLUTMASK
Read Frame

Signal Ready

Calculate Error Bit
XFER Data
Flip Bit in Frame
Data to ICAP
Write Frame
Release ICAP

Done?

No

Yes

Enable GLUTMASK
Release ICAP
Enable RP Clock

Figure 5.5: A flowchart for the scrubbing/reconfiguration software
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FPGA that are utilized by these elements are not reconfigurable. The software created to run on
the Microblaze was designed to print out a message at regularly scheduled intervals to the onboard
UART to signal to the host device that reconfigurable design is functional.

5.4.3

Device Utilization
The static portion of the overall design utilized a total of 0.9% of the logic resources on

the Virtex-5 FX70T part (395 out of 44800 total LUTs). Since we must also leave extra resources
available for the place and route steps of the design implementation process, we created the static
partition on the device to encompass roughly 1.5% of the logic resources (640 LUTs). This leaves
the remaining 98.5% to be used by the Microblaze and other possible PR designs. The compressed
bitstream, generated for the static design with the blank reconfigurable partition is 244KB in size
and 7.4% the size of the original (3299KB). These results are very positive, since we expect the
size of the compressed static bitstream to remain constant when implemented on larger FPGAs.
At this size, the compressed bootstrap bitstream is only 0.5% of the size of the full bitstream for a
Virtex 7 XC7V2000T FPGA, and the rad-hard memory needed for implementing this FPGA on a
space-bound payload could be reduced from twenty-two 20Mb PROMs to just one 2Mb PROM.

5.5

Summary
When implementing the latest FPGA technology in space applications, it is becoming more

difficult to store entire configuration bitstreams into adjacent rad-hard memory. Bootstrapping
techniques can certainly help reduce the amount of memory, but configuration memory scrubbing
is also required to ensure FPGA application reliability. To address this, a device self-scrubbing
module can be added to the core to increase the reliability of designs on the FPGA.
This chapter presents a bootstrap loader that combines FPGA bootstrapping with device
self-scrubbing techniques and bitstream compression methods. This application has shown how
bootstrapping can reduce the amount of rad-hard memories necessary to implement the largest
FPGAs on the market for space applications by as much as 98%. The application itself was built
around an existing error mitigation core, and PR capability was added to allow for bootstrapping.
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(a)

(b)

Figure 5.6: (a) The floorplanning layout for the prototype design; (b) The post place-and-route
design layout for the prototype application

After design implementation, the bitstream for the bootloader was compressed to a fraction of the
size of the original to reduce memory footprint.
The design prototype has several limitations. First, the SEU can trigger an error in the
scrubber, causing the scrubber to fail. Under such circumstances, the only way to fix this issue is
to reconfigure the device. Second, the device self-scrubber is incapable of detecting and correcting
errors in BRAM instances. This can be an issue for target PR modules that instantiate BRAMs
on the device. Third, the UART interface is not characteristic of communication protocols used
in space-based computing platforms. These limitations however, can be addressed with additional
design work, and from a feasibility standpoint, this design shows that bootstrapping is fully capable
of meeting the strict requirements for FPGAs in space applications.
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CHAPTER 6.

CONCLUSION

The purpose of this thesis was to present and demonstrate bootstrapping for FPGAs. This
thesis accomplished this by presenting a generic bootstrap framework that can be used to construct
bootstrap designs. At the most basic level, a bootstrap design consists of a PR capability, a communication interface to connect to external devices and recieve PR bitstreams, and an RP interface
to handle data communication between off-chip sources and PR modules. Bootstrap design concepts may be applied for many reasons, including maintaining a communication interface through
reconfiguration, increasing design security, reducing power-up configuration time, and reducing
nonvolatile memory storage for bitstreams.
Since PR design capability is fundamental to creating bootstrap applications, this thesis
presented an overview of the PR design process. PR designs carry different requirements than
standard FPGA designs, and the differences between the standard design flow and the PR flow
were highlighted. Additionally, several pitfalls exist that may cause PR designs to function in a
manner other than what was originally intended. Key design concepts were presented to overcome
these pitfalls to allow for functional and usable bootstrap designs.
This thesis also gave two examples where bootstrap loading is essential to the application.
The first is a reconfigurable computing application that uses bootstrapping to configure and maintain a PCI Express link with a host PC. The intent was to allow custom computing modules to
be swapped to the FPGA at any time without requiring a reboot of the host PC to reinitialize the
communication link. This was successfully demonstrated using benchmarks from the ERCBench
test suite.
The second bootstrap example is a novel method for reducing rad-hard memories for FPGAs in aerospace applications. The densities of FPGAs are growing at a much faster rate than
the rad-hard memories FPGA configuration data on a space-bound payload. This design combines
bootstrap functionality with a configuration memory scrubbing module and bitstream compression
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to create an initial design whose bitstream is a fraction of the size of a complete bitstream. Once
configured, this design is capable of receiving bitstream data from a remote host and configuring
the design modules intended for the device through partial reconfiguration.
The intent of this thesis was to present FPGA design engineers with a resource for bootstrap
design creation. As shown throughout this thesis, bootstrapping provides unique benefits not available for globally configured designs. Presently, bootstrap loading has already become the preferred
method for implementing certain design applications on FPGAs. This need for bootstrapping will
likely grow as device sizes and capabilities continue to increase. As additional functionality is
added to the reconfigurable fabric of new FPGA architectures, bootloaders for FPGAs may evolve
to resemble bootloaders in modern PCs that feature a multistage loading process for initializing basic services at power-up. To support this trend, more sophisticated tool support will be necessary to
address current PR design considerations and abstract the complexities of a bootstrap framework
to simplify the design creation process for the average FPGA designer.
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APPENDIX A. RECONFIGURATION OF XILINX AURORA CORE AROUND STATIC
ROCKETIO TRANSCEIVER

As described in Chapter 3 of this thesis, PLL, DCM and BUFG primitives are disallowed
from use in a reconfigurable design. This limitation also extends to larger modules that use these
primitives, like RocketIO multi-gigabit transceiver or mixed-mode clock manager (MMCM) instances. Such a restriction makes it difficult to implement a large portion of designs within a PR
or bootstrap design. Though design rules keep the tool flow from building reconfigurable designs
with these primitives, there is a solution that allows for these designs that rely on nonreconfigurable
primitives to be modified to function as a reconfigurable module.
This appendix diagrams this solution by showing the design process for the creation of a reconfigurable module that uses the Xilinx Aurora core, a high-speed serial I/O protocol. The Aurora
core features RocketIO transceiver instances, as well as PLLs to generate clocks for user interaction with the core. Additional PLLs and BUFGS are also instantiated as a part of the RocketIO
module. The instances are for high-speed clock generation and clock recovery circuits. The basic
idea of the solution is to refactor the design intended for reconfiguration to move unusable logic
primitives to the static design region. This appendix will cover the basic Aurora core mdoule, the
modifications needed to make the core reconfigurable, and design created to test the reconfigurable
functionality.

A.1

The Aurora Core
The Aurora core is a high-speed serial I/O protocol developed by Xilinx. The Aurora core

is a very lightweight, scalable protocol that features many different design parameters to tailor its
use to a specific application. An Aurora IP core is generated using the Xilinx CORE Generator
tool. For this example, the Aurora core was generated for use with a Xilinx Virtex 5 LX110T
FPGA with the following parameters:

69

• Aurora Lanes: 1
• Lane Byte Width: 2
• Line Rate: 3.125Gbps
• Reference Clock: 125MHz
• Dataflow Mode: Duplex
• Interface: Framing
• Flow Control: None
The example design that was included with the generated Aurora instance was retained for testing.

A.2

Core Modifications
The Aurora core consists of a number of different circuit modules. To make the Aurora

core into a reconfigurable design, we refactored some of these design modules that featured nonreconfigurable primitives out of the Aurora core heirarchy and into the intended static design. The
refactored instances included the clock module, the reset logic, and the RocketIO tile instance (see
Figure A.1). The interconnect between these refactored modules was retained and served as a
bridge between the static and reconfigurable design regions.

A.3

The Test Design
To test the functionality of the reconfigurable Aurora, a prototype design was created for a

Xilinx ML509 (XUP) development board featuring a Virtex 5 LX110T FPGA. The implementation
of the static region includes a PCIe bootstrap core, similar to the core described in Chapter 4,
in addition to the clock module, reset logic, and RocketIO tile associated with the Aurora core
reconfigurable design. The RocketIO instance is wired directly to SMA connectors on the XUP
board, which were connected in loopback to verify channel link after reconfiguration.
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Figure A.1: Modifications made to the Aurora to allow reconfigurability
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A.4

Additional Notes
Full reconfigurability of clocking modules would be ideal, since different applications in-

tended for the same reconfigurable partition may have different clocking needs. Though full reconfigurability is not possible, it is possible to dynamically modify the attributes of a clocking module,
such as a PLL, during execution. PLL and DCM instances feature a dynamic reconfiguration port
(DRP) for making real-time modifications to clocking attributes. This capability can be realized by
providing remote access to the DRP of clocking instances, in much the same way that a bootstrap
design provides external access to the ICAP.
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APPENDIX B.
DOUBLE ERROR CORRECTION OF CONFIGURATION FRAMES
THROUGH PARTIAL RECONFIGURATION

Chapter 5 of this thesis highlights device self-scrubbing methods for FPGAs. This selfscrubbing capability allows for single-error correction and double-error detection (SECDED) of
configuration frames. Even though a self-scrubber is incapable of correcting double-bit errors
(DBEs) that occur on the device, it can signal the presence and location of a DBE to an external
host, provided the scrubber is still functional. With error signaling in place, a host device can
retrieve an error free copy of the frame from the original (golden) copy and configure it to the
device using partial reconfiguration (PR), effectively correcting the DBE.
This appendix describes an FPGA applications that combines PR with SECDED device
self-scrubbing methods. This system is capable of correcting the presence of both single-bit errors (SBEs) and double-bit errors that may arise in the configuration memory of an FPGA. This
appendix covers the FPGA design module and associated host software for performing multiple
error detection and correction. This appendix also presents a reliability model to show that the
mean time to failure (MTTF) is increased when double-error correction capability is added to the
SECDED device self-scrubber.

B.1

The PR/Scrub/DEC Module
The self-scrubber module used in this work uses portions of a proprietary design developed

at Xilinx. The main driver for this module is a state machine that executes the scrubbing process.
The state machine consists of three states: initial, read-frame, and write-frame (see fig. B.1). The
initial state is the quiescent state of the scrubber. While in this state, the bitstream is continually
probed for errors. Once an error is detected, the module moves to the frame-read state. In the
frame-read state, the erroneous frame is read into BRAM and the error type is assessed. If the error
is a single bit, the module moves into the write-frame state, where the erroneous bit is flipped in
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the BRAM and the corrected frame is written back to the configuration. If a DBE is detected, the
module returns to the initial state and awaits action from an external host.
mbe || sefi

Init

(CRCerror || ECCerror) &&
!(mbe || sefi)

Read
Frame
mbe || sefi

writeComplete

sbe

Write
Frame

Figure B.1: State machine diagram for the original SECDED scrubber design

In this work, the self-scrubber design is extended further by adding functionality to perform
PR from a host device over an external communication interface. The purpose of adding PR is twofold: to allow design modules to be swapped during application runtime and to correct DBEs in the
system. The communication interface used for the design build is PCI Express, but theoretically,
any other communication interface (such as UART, Ethernet, or Spacewire) would work equally
well. An ICAP instance is already present in the scrubbing module, so enabling PR is simply a
matter of temporarily asserting control of the ICAP from the scrubber so that PR can be performed
at the discretion of the host device. To accomplish this end, an additional state was added to the
scrubber state machine that can be triggered by the host device to allow PR to commence when the
module is in the initial state (see fig. B.2). Once the PR state is reached, the module relinquishes
control of the ICAP to the external host device via the communication interface. When PR is
complete, the host returns control of the ICAP to the scrubber, at which point the module moves
back into the initial state to resume scrubbing.
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Figure B.2: State machine diagram for the scrubber module with partial reconfiguration functionality

B.1.1

Host Operation
The purpose of the host device, with regards to the self-scrubbing module, is to continually

monitor the FPGA configuration memory for errors, retrieve the error frame location of occurring
DBEs, generate single-frame partial bitstreams using the error frame location and the golden bitstream, and repair any DBEs through PR with generated partial bitstreams. All interaction with
the FPGA is handled by a single software package. Partial bitstream generation is accomplished
with a second software package and triggered by the first whenever necessary.

B.1.2

Design Verification
The PR/scrubber/DEC design was tested on a Xilinx ML509 (XUP) development board

featuring a Virtex 5 LX110T FPGA. The development board was connected to a PC using the
available PCIe endpoint. The PC acted as the host to control the FPGA design. Testing of the
double error correct functionality was accomplished by repeatedly generating partial bitstreams
from random frames in the original bitstream, upsetting two random bits within the frame data of
the bitstream, and programming the erroneous bitstreams to the FPGA using PR. The host device
was then allowed to detect and correct any DBEs as necessary.
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Testing revealed the method of double error correction to work for all test cases. However,
because the design was built merely for proof of concept, the design was verified using only a
small number (∼20) of test cases. While the testing is enough to show that DEC from a host
device works in many instances, more rigorous testing is necessary before such a module could be
put into regular use.

B.2

Reliability Model
To calculate the reliability improvement of the DEC module over the original SECDED

module, each module is described using a Markov model.
• The SECDED module is modeled using a three state Markov graph: the first state represents
the working state; the second state represents a design with a single bit error; and the third
state is an aborbing state, representing a design with a double bit error that is unrecoverable.
• The DEC module is represented with a four state Markov model. The first three states are
an overlap of the SECDED model, with the exception of the third state, which indicates a
double bit error in the system and is now recoverable. The fourth, unrecoverable state is
added to represent the case of more than two bit errors in the system1 .
The graphs of these models are shown in Figures B.3 and B.4, respectively. The SEU rate for each
system is given by λ , µ represents the repair rate for the self-correct mechanism, and µ 0 is the
repair rate for the host correct mechanism. These models are then used to calculate and compare
their respective MTTF. The MTTF, in this case, is used in favor of other reliability parameters
to show the expected amount of time at which external intervention is required to wipe clean the
application and any existing data from the FPGA and begin anew.
These models are greatly simplified in that they reduce the reliability of the entire module
to the reliability of a single frame in the module. The models also assume that the design, including the scrubber module itself, will be able to tolerate the presence of errors for the amount
of time that exists between upset and repair. Additionally, the models fail to account for single
event functional interrupts (SEFIs) and single points of failure (SPOF). The case of an upset being
1 Technically, it is possible to detect and correct errors of more than two bits in a single frame, but for the purposes
of the model, this possibility is ignored.
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Figure B.3: Markov model diagram for the SECDED scrubber module
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Figure B.4: Markov model diagram for the DEC scrubber module

corrected by another independent upset is also neglected. Despite these inaccuracies, the models
are certainly sufficient for estimating an improvement in reliability of the DEC module over the
SECDED module.

B.3

Estimating Improvement of DEC over SECDED
In this section, the individual calculations for MTTF of each module is shown, and the

improvement rate is given for various upset rates.

B.3.1

MTTF of SECDED
To calculate the MTTF of the SECDED module, we begin by expressing the transition

probabilities for each state in the Markov model shown in Figure B.3. These transition probabilities
are shown in the following difference equations:
PS0 (t + ∆t) = (1 − λ ∆t)PS0 (t) + µ∆tPS1 (t),
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(B.1)

PS1 (t + ∆t) = λ ∆tPS0 (t) + (1 − (λ + µ)∆tPS1 (t),

(B.2)

PS2 (t + ∆t) = λ ∆tPS1 (t) + (1)PS2 (t).

(B.3)

Equation B.1 can be written as
PS0 (t + ∆t) − PS0 (t) = −λ ∆tPS0 (t) + µ∆tPS1 (t),
PS0 (t + ∆t) − PS0 (t)
= −λ PS0 (t) + µPS1 (t).
∆t

(B.4)

Taking the limit of equation B.1 as ∆t → 0 gives the following:
dPS0 (t)
= −λ PS0 (t) + µPS1 (t).
dt

(B.5)

Additionally, equations B.2 & B.3 can be expressed in a similar manner –
dPS1 (t)
= λ PS0 (t) − (λ + µ)PS1 (t),
dt

(B.6)

dPS2 (t)
= λ PS1 (t).
dt

(B.7)

To aid in solving this system of first-order differential equations, the Laplace transform
is used, and equations B.5, B.6, & B.7 are transformed from the time domain into the Laplace
domain, yielding the following:
sPS0 (s) − PS0 (0) = −λ PS0 (s) + µPS1 (s),

(B.8)

sPS1 (s) − PS1 (0) = λ PS0 (s) − (λ + µ)PS1 (s),

(B.9)

sPS2 (s) − PS2 (0) = λ PS1 (s).

(B.10)

It is assumed that the system begins in state S0, the functional, error-free state. Under
this condition, Ps0 (0) = 1, Ps1 (0) = 0, & Ps2 (0) = 0. With these initial conditions, the system of
equations can be rewritten as
(λ + s)PS0 (s)) − µPS1 (s) = 1,
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(B.11)

− λ PS0 (s) + (λ + µ + s)PS1 (s) = 0,

(B.12)

− λ PS1 (s) + sPS2 (s) = 0.

(B.13)

Solving for this system of equations yields
PS0 (s) =

PS1 (s) =
PS2 (s) =

s+λ +µ
,
+ µ)s + λ 2

(B.14)

λ
,
+ µ)s + λ 2

(B.15)

s2 + (2λ

s2 + (2λ

λ2
.
s(s2 + (3λ + µ)s + λ 2 )

(B.16)

The MTTF of the system is given by the integral of the reliability function. It can alternately
be calculated by taking the limit of the Laplace transform of the reliability function as s → 0.
The Laplace transform of the reliability function is expressed by the sum of B.14 & B.15. This
calculation of this sum as s → 0 yields
MT T FSECDED =

B.3.2

2λ + µ
.
λ2

(B.17)

MTTF of DEC
To solve for the MTTF of the DEC module, the same approach shown in the previous

subsection is utilized, beginning with the state transition probabilities for the DEC Markov model:
PS0 (t + ∆t) = (1 − λ ∆t)PS0 (t) + µ∆tPS1 (t) + µ 0 ∆tPS1 (t),

(B.18)

PS1 (t + ∆t) = λ ∆tPS0 (t) + (1 − (λ + µ)∆tPS1 (t),

(B.19)

PS2 (t + ∆t) = λ ∆tPS1 (t) + (1 − (λ + µ 0 )∆tPS2 (t),

(B.20)

PS3 (t + ∆t) = λ ∆tPS2 (t) + (1)PS3 (t).

(B.21)
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Solving this system of equations yields the following:
MT T FDEC =

B.3.3

µ 0 (2λ + µ) + λ (2λ + µ)
.
λ3

(B.22)

Improvement in DEC Method
To find the improvement, I, in MTTF of the DEC module over the SECDED module, the

following equation is used:
I=

µ 0 (2λ + µ) + λ (3λ + µ)
MT T FDEC
=
.
MT T FSECDED
λ (2λ + µ)

(B.23)

The estimated repair time for an SBE, which is based on the average upset detection time
for the largest Virtex 5 part (XC5VLX330T), is .025s [43]. It is assumed that the estimated repair
time for DBEs is 2.0s. These times are expressed as the repair rates µ = 40 and µ 0 = 0.5, respectively. Using these repair rates, the improvement rate is calculated for various upset rates, λ . These
calculations are shown in Table B.1. While the upset rates used to calculate the improvement are
much higher than normally expected for most applications, the improvement achieved with the
DEC module is significant for all but the most extreme upset rates.

Table B.1: MTTF and Improvement Calculations for Various Upset Rates
Upset Rate (λ ) MT T FSECDED
1/sec (1)
42.00 s
1/min (1/60)
40.03 hrs
1/hr (1/3600)
16.42 yrs
1/day (1/86400)
9462.22 yrs
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MT T FDEC
I
62.00 s
1.52
51.71 days
31.0
29586.3 yrs 1801.0
4.087e8 yrs 43201.0

